2004-04-05 Intel's Irwindale is a 2MB Nocona - but standard Nocona slips a quarter

Link to story (The Inquirer)

Other news this month

Related Roadmap Items

2004-06-28 Intel E7525 Workstation chipset for Nocona and Jayhawk. Previously known as Tumwater and E7515.

2004-06-28 Intel E7520 / E7320 Xeon chipset supporting the 800 MHz front side bus made to support Nocona. Supports PCI Express, Serial ATA and DDR-II. The E7520 was previously known as E7710 and Lindenhurst while the slightly cheaper E7320 has been known as E7510 and Lindenhurst-VS.

2004-06-28 Intel Nocona Xeon DP variety of Prescott made with the 90 nm process. Uses the Tumwater and Lindenhurst chipsets with a 800 MHz bus. Includes HyperThreading, SSE3 and the 64-bit EM64T (earlier CT, Yamhill, AMD64) Technology.

2004-11-08 Intel Fanwood / Madison 9M Upgraded Madison with 9 MB of L3 cache. Said to run at 1.6 GHz, and DP chips will include a bus speed increase to 533 MHz (earlier thought to be 667 or 800 MHz), while MP chips stay at 400 for now. The DP chip is called Fanwood while the MP chip is known as Madison 9M. Uses the E8870 chipset.
An upgraded Deerfield (a low voltage Itanium) will also be launched known as Fanwood LV. The first versions use the 400 MHz bus, while chips using a 667 MHz bus will show up in 2005-Q1.

2005-02-14 Intel Irwindale Prescott based DP processor with 2MB of L2 cache.

Compare Roadmap Items