2004-06-14 Intel Potomac delayed again, 64-bit Xeons proliferate

Link to story (The Inquirer)

Other news this month

Related Roadmap Items

2004-06-28 Intel E7520 / E7320 Xeon chipset supporting the 800 MHz front side bus made to support Nocona. Supports PCI Express, Serial ATA and DDR-II. The E7520 was previously known as E7710 and Lindenhurst while the slightly cheaper E7320 has been known as E7510 and Lindenhurst-VS.

2004-Q4 Intel E7221 Single processor chipset for workstations based on Prescott and possibly the processor succeeding Prescott. The chipset was formerly known as Copper River and succeeds Canterwood-ES

2005-02-14 Intel Irwindale Prescott based DP processor with 2MB of L2 cache.

2005-03-29 Intel Cranford Multiprocessor (4, 8 etc) server processor with less cache than Potomac.

2005-03-29 Intel E8500 Server chipset made to accompany the 4-processor server (4S) chips Cranford, Potomac and later Paxville and Tulsa. Said to support PCI Express, Serial ATA and DDR-II. Also known as Twin Castle 4S.

2005-03-29 Intel Potomac Prescott based chip for 4- and 8-processor servers. Will have the EM64T bit extensions. Starts at 3.33 GHz and includes 8 MB of L3 cache. Uses the Twin Castle chipset. Part of the Truland platform

2005-05-26 Intel 945 Chipset succeeding Grantsdale supporting Dual Core processors to be named 945. Will be available both with and without GPU (945G and 945P versions). The GPU included is a faster clocked GMA900 called GMA950.
Earlier rumoured to include Pixel and Vertex shaders 2.0 or possible 3.0. Released in 945G, 945P etc. versions. Previously known as Lakeport.
A mainstream version called 945GZ with grpahics, but only one memorychannel, no 1066 MHz support and no PCIe will be added in 2006-Q1.

2006-Q1 Intel Millington IA-64 DP chip succeeding Fanwood.

2006-07-18 Intel Montecito Dual core IA-64 processor with Switch on Event MultiThreading (SoEMT), (like Niagara) built on a 90 nm process. Expected to improve on Madison 9M's performance by 2.5 times. To include 2 * 1MB of L2 cache, 2 * 12MB of L3 cache and around 1.7 billion transistors.
Consumes "only" 100W. (Foxton was to clock it up to 2.0 GHz when it was running cool enough, but was canceled.)
The 2.0 GHz / 24 MB versions are delayed until Q2 2006.
Will be named 9000 (9015, 9020, 9030, 9040 and 9050). The 9010 is a single core version.

Compare Roadmap Items