2004-11-08 Intel Fanwood / Madison 9M Upgraded Madison with 9 MB of L3 cache. Said to run at 1.6 GHz, and DP chips will include a bus speed increase to 533 MHz (earlier thought to be 667 or 800 MHz), while MP chips stay at 400 for now. The DP chip is called Fanwood while the MP chip is known as Madison 9M. Uses the E8870 chipset.
An upgraded Deerfield (a low voltage Itanium) will also be launched known as Fanwood LV. The first versions use the 400 MHz bus, while chips using a 667 MHz bus will show up in 2005-Q1.
2005-03-29 Intel Potomac Prescott based chip for 4- and 8-processor servers. Will have the EM64T bit extensions. Starts at 3.33 GHz and includes 8 MB of L3 cache. Uses the Twin Castle chipset. Part of the Truland platform
2005-04-21 AMD K8 Dual Core Dual-core successors to the current Hammer / Opteron / AMD64 line. Includes the Egypt (800, 1,2,8-socket), Italy (200, 1,2-socket) and Denmark (100, 1-socket) and Toledo (desktop) chips.
Server and workstation chips in mid-05, while desktop chips are expected in H2. Said to move to 65 nm technology before the end of 2005.
Will be succeeded by the quad-core K9 series.
Prices: 865:$1514, 870: $2149, 875: $2649
Prices: 265:$851, 275: $1299
2005-06-07 AMD Toledo Desktop Athlon 64 FX chip with dual cores. To be called Athlon 64-X2.
- x80:2400 MHz, 1.35V, 80A, 95W, 67°C
- x75:2200 MHz, 1.35V, 80A, 95W, 67°C
- x75:2200 MHz, 1.15V, 48A, 55W, 71°C
- x70:2000 MHz, 1.15V, 48A, 55W, 71°C
- x60:1600 MHz, 1.10V, 30A, 30W, 71°C
2006-07-18 Intel Montecito Dual core IA-64 processor with Switch on Event MultiThreading (SoEMT), (like Niagara) built on a 90 nm process. Expected to improve on Madison 9M's performance by 2.5 times. To include 2 * 1MB of L2 cache, 2 * 12MB of L3 cache and around 1.7 billion transistors.
Consumes "only" 100W. (Foxton was to clock it up to 2.0 GHz when it was running cool enough, but was canceled.)
The 2.0 GHz / 24 MB versions are delayed until Q2 2006.
Will be named 9000 (9015, 9020, 9030, 9040 and 9050). The 9010 is a single core version.
2008 Intel Tanglewood / Tukwila IA-64 processor originally said to have eight (plus one spare) cores per die and 16-32MB of cache to follow after Montecito. Appears to use parts from a follow-on project to the now canceled Alpha EV8. Said to arrive in 2006 or 2007 and offer "at least seven times the processing" power of Madison. Other rumours claim that HP wants their advanced math libraries on the die in silicon and that it might include a vector engine.
The 8+1 core version (designed in Hudson) is now said to be replaced by a 2-core version designed in Fort Collins.
Recently said to be renamed from Tanglewood to Tukwila due to copyright reasons.
Should use the new CSI bus and socket like Whitefield). Latest info indicates it will include 4 cores with 6x4 MB of L2 cache and an on-bord FB-DIMM memory controller..