2004-10-25 CPUs Rev New Engines: Emerging Technologies: Instead of increasing CPU clock speeds, chip makers are adding processor cores to expand chip performance.

Link to story (ComputerWorld)

Other news this month

Related Roadmap Items

1971-11-15 Intel 4004 The world's first microprocessor, the 4004 was released in 1971 by Intel. It was developed for an electronic calculator developed for Busicom (if my memory serves me right), but some foresighted engineer realized that it would be smarter to develop a generic microprocessor than making a calculator-specific chip. Intel also managed to convince the customer that Intel would keep the rights to the 4004, and the first step to a new industry was taken.

2001-11-21 IBM Power4 Includes two cores. From MDR: "The Power4 has an eight-issue superscalar core, 12.8GB/s of memory bandwidth, 1.5MB of L2 cache, and 128MB of external L3 cache."

2004-02-09 HP PA-8800 PA-RISC chip, formerly known as Mako, including dual PA-8700 cores show up.

2004-02-10 Sun UltraSparc IV 4-way superscalar processor built with a 130 nm process running at 1.2 to 2 GHz. Consists of 2 UltraSPARC III pipelines. Pin compatible with UltraSPARC III. Previously code named Jaguar and planned for 03-H2. Later made in a 90 nm version.

2005-04-21 AMD K8 Dual Core Dual-core successors to the current Hammer / Opteron / AMD64 line. Includes the Egypt (800, 1,2,8-socket), Italy (200, 1,2-socket) and Denmark (100, 1-socket) and Toledo (desktop) chips.
Server and workstation chips in mid-05, while desktop chips are expected in H2. Said to move to 65 nm technology before the end of 2005.
Will be succeeded by the quad-core K9 series.
Prices: 865:$1514, 870: $2149, 875: $2649
Prices: 265:$851, 275: $1299

2005-06-07 AMD Toledo Desktop Athlon 64 FX chip with dual cores. To be called Athlon 64-X2.

2005-11-14 Sun Niagara Blade processor including 8 Afara-created (simplified UltraSparc I) cores on one die. Each core handles 4 threads and supports Switch on Event MultiThreading (SoEMT) like Montecito. Launched in 2006. (Previously said to be based on UltraSparc V cores). Named UltraSparc T1 at release.

2006-07-18 Intel Montecito Dual core IA-64 processor with Switch on Event MultiThreading (SoEMT), (like Niagara) built on a 90 nm process. Expected to improve on Madison 9M's performance by 2.5 times. To include 2 * 1MB of L2 cache, 2 * 12MB of L3 cache and around 1.7 billion transistors.
Consumes "only" 100W. (Foxton was to clock it up to 2.0 GHz when it was running cool enough, but was canceled.)
The 2.0 GHz / 24 MB versions are delayed until Q2 2006.
Will be named 9000 (9015, 9020, 9030, 9040 and 9050). The 9010 is a single core version.

Compare Roadmap Items